LH521007B

FEATURES

- Fast Access Times: 17/20/25/35 ns
- Two Chip Enable Controls
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention (L Version)
- Packages:

32-Pin, 300-mil SOJ (Preliminary) 32-Pin, 400-mil SOJ

FUNCTIONAL DESCRIPTION

The LH521007B is a high-speed 1,048,576-bit static RAM organized as $128K \times 8$. A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enables (\overline{E}_1, E_2) permit Read and Write operations when active $(\overline{E}_1 = \text{LOW})$ and $E_2 = \text{HIGH}$ or place the RAM in a low-power standby mode when inactive $(\overline{E}_1 = \text{HIGH})$ or $E_2 = \text{LOW}$. Standby power drops to its lowest level when all inputs are stable and are at CMOS levels, while the chip is in standby mode.

Write cycles occur when both Chip Enables and Write Enable are active. Data is transferred from the DQ pins to the memory location specified by the 17 address lines. The proper use of the Output Enable control (\overline{G}) can prevent bus contention.

When both Chip Enables are active and \overline{W} is inactive, a static Read will occur at the memory location specified by the address lines. \overline{G} must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.

The 'L' version will retain data down to a supply voltage of 2 V. A significantly lower current can be obtained (I_{DR}) under this Data Retention condition. CMOS Standby Current (I_{SB2}) is reduced on the 'L' version with respect to the standard version for those applications needing reduced power consumption.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for SOJ Package




Figure 2. LH521007B Block Diagram

TRUTH TABLE

| E ₁ | E ₂ | G | W | MODE | DQ | Icc |
|----------------|----------------|---|---|---------|-------------|---------|
| Н | Х | Х | Х | Standby | High-Z | Standby |
| Χ | L | Χ | Χ | Standby | High-Z | Standby |
| L | Н | Н | Н | Read | High-Z | Active |
| L | Н | L | Н | Read | Data Out | Active |
| L | Н | Х | L | Write | Data In | Active |

NOTE:

X = Don't Care, L = LOW, H = HIGH

PIN DESCRIPTIONS

| PIN | DESCRIPTION |
|-----------------------------------|-----------------------|
| A ₀ – A ₁₆ | Address Inputs |
| DQ ₀ – DQ ₇ | Data Inputs/Outputs |
| \overline{E}_1,E_2 | Chip Enable input |
| G | Output Enable input |
| W | Write Enable input |
| Vcc | Positive Power Supply |
| V _{SS} | Ground |

ABSOLUTE MAXIMUM RATINGS 1

| PARAMETER | RATING |
|--|--|
| V _{CC} to V _{SS} Potential | -0.5 V to 7 V |
| Input Voltage Range | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| DC Output Current ² | ± 40 mA |
| Storage Temperature Range | -65°C to 150°C |
| Power Dissipation (Package Limit) | 1.0 W |

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
|-----------------|---------------------------|------|-----|-----------|------|
| TA | Temperature, Ambient | 0 | | 70 | οС |
| V _{CC} | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| V _{SS} | Supply Voltage | 0 | 0 | 0 | V |
| V _{IL} | Logic '0' Input Voltage 1 | -0.5 | | 0.8 | V |
| V _{IH} | Logic '1' Input Voltage | 2.2 | | Vcc + 0.5 | V |

NOTE:

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP ¹ | MAX | UNIT |
|------------------|--------------------------------|---|-----|------------------|-----|------|
| I _{CC1} | Operating Current ² | t _{CYCLE} = 17 ns | | 105 | 155 | mA |
| I _{CC1} | Operating Current ² | t _{CYCLE} = 20 ns | | 95 | 140 | mA |
| I _{CC1} | Operating Current ² | t _{CYCLE} = 25 ns | | 85 | 125 | mA |
| I _{CC1} | Operating Current ² | t _{CYCLE} = 35 ns | | 85 | 125 | mA |
| I _{SB1} | Standby Current | $\overline{E}_1 \ge V_{IH} \text{ or } E_2 \le V_{IL}$ $t_{CYC} = 17 \text{ ns, } I_{OUT} = 0$ | | | 50 | mA |
| I _{SB1} | Standby Current | $\begin{aligned} \overline{E}_1 &\geq V_{IH} \ \ \text{or} \ E_2 \leq V_{IL} \\ t_{CYC} &= 20 \ \text{ns}, I_{OUT} = 0 \end{aligned}$ | | | 45 | mA |
| I _{SB1} | Standby Current | $\overline{E}_1 \ge V_{IH}$ or $E_2 \le V_{IL}$ $t_{CYC} = 25 \text{ ns, } I_{OUT} = 0$ | | | 40 | mA |
| I _{SB1} | Standby Current | $\begin{aligned} \overline{E}_1 &\geq V_{IH} \text{ or } E_2 \leq V_{IL} \\ t_{CYC} &= 35 \text{ ns, } I_{OUT} = 0 \end{aligned}$ | | | 35 | mA |
| I _{SB2} | Standby Current | $\overline{E}_1 \geq V_{CC} - 0.2 \text{ V or } E_2 \leq 0.2 \text{ V}, \\ t_{CYC} = 0, \ l_{OUT} = 0$ | | | 10 | mA |
| ILI | Input Leakage Current | $V_{IN} = 0 V \text{ to } V_{CC}$ | -2 | | 2 | μΑ |
| I _{LO} | I/O Leakage Current | V _{IN} = 0 V to V _{CC} | -2 | | 2 | μΑ |
| V _{OH} | Output High Voltage | $I_{OH} = -4.0 \text{ mA}$ | 2.4 | | | V |
| V _{OL} | Output Low Voltage | I _{OL} = 8.0 mA | | | 0.4 | V |

NOTES:

- 1. Typical values at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- 2. ICC is dependent upon output loading and cycle rates. Specified values are with outputs open.

4-186 SHARP

^{1.} Negative undershoot of up to 3.0 V is permitted once per cycle.

AC TEST CONDITIONS

| PARAMETER | RATING |
|-------------------------------------|------------|
| Input Pulse Levels | Vss to 3 V |
| Input Rise and Fall Times | 5 ns |
| Input and Output Timing Ref. Levels | 1.5 V |
| Output Load, Timing Tests | Figure 3 |

CAPACITANCE 1,2

| PARAMETER | RATING |
|-------------------------------------|--------|
| C _{IN} (Input Capacitance) | 7 pF |
| C _{DQ} (I/O Capacitance) | 8 pF |

NOTES:

- 1. Capacitances are maximum values at 25°C measured at 1.0MHz with V_{Bias} = 0 V and V_{CC} = 5.0 V.
- 2. Sample tested only.




Figure 3. Output Load Circuit

DATA RETENTION CHARACTERISTICS (For LH521007B-##L Version Only)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|------------------------------------|---|-----------------|-----|-----|------|
| V_{DR} | V _{CC} for Data Retention | | 2 | | | V |
| I _{SB2} | Standby Current | $\label{eq:energy_energy} \begin{split} \overline{E}_1 & \geq (V_{CC} - 0.2 \text{ V}) \text{ or } E_2 \leq V_{SS} + 0.2 \text{ V} \\ V_{IN} & \geq (V_{CC} - 0.2 \text{ V}) \text{ or } \leq 0.2 \text{ V}, \\ t_{CYC} & = 0, \ l_{OUT} = 0 \end{split}$ | | | 1.5 | mA |
| I _{DR} | Data Retention Current | $V_{CC} = 3 \text{ V}, \overline{E}_1 \ge (V_{CC} - 0.2 \text{ V})$ and $E_2 \le 0.2 \text{ V}$ | | | 250 | μΑ |
| tcdrs | Deselect to D.R. Time | | 0 | | | ns |
| t _R | Operation Recovery Time | | t _{RC} | | | ns |

DATA RETENTION TIMING

For data retention mode, either $\overline{E}_1 \ge V_{CC} - 0.2 \text{ V}$ or $E_2 \le 0.2 \text{ V}$. The other control signals must be at valid CMOS levels ($V_{CC} - 0.2 \text{ V} \le V_{IN} \le 0.2 \text{ V}$). All other inputs must meet this requirement: $V_{CC} - 0.2 \text{ V} \le V_{IN} \le 0.2 \text{ V}$.




Figure 4. Data Retention Timing

4-188 SHARP

AC ELECTRICAL CHARACTERISTICS ¹ (Over Operating Range)

| SYMBOL | DESCRIPTION | _ | 17 | -20 | | -: | 25 | -35 | | UNITS |
|------------------|--|-------|-------|---------|-----|-----|-----|-----|-----|-------|
| STWIDOL | 5263.W. 116.N | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | ONTO |
| | | READ | CYCLE | | | | | | | |
| t _{RC} | Read Cycle Timing | 17 | | 20 | | 25 | | 35 | | ns |
| t _{AA} | Address Access Time | | 17 | | 20 | | 25 | | 35 | ns |
| t _{OH} | Output Hold from Address Change | 3 | | 3 | | 3 | | 3 | | ns |
| t _{EA} | E Low to Valid Data | | 17 | | 20 | | 25 | | 35 | ns |
| t _{ELZ} | E Low to Output Active ^{2,3} | 5 | | 5 | | 5 | | 5 | | ns |
| tенz | E High to Output High-Z ^{2,3} | | 8 | | 8 | | 10 | | 15 | ns |
| t _{GA} | G Low to Valid Data | | 7 | | 7 | | 8 | | 12 | ns |
| t _{GLZ} | G Low to Output Active ^{2,3} | 0 | | 0 | | 0 | | 0 | | ns |
| t _{GHZ} | G High to Output High-Z 2,3 | | 6 | | 6 | | 10 | | 20 | ns |
| t _{PU} | E Low to Power Up Time 4 | 0 | | 0 | | 0 | | 0 | | ns |
| t _{PD} | E High to Power Down Time 4 | | 17 | | 20 | | 25 | | 35 | ns |
| | | WRITE | CYCL | E | | | | | | |
| t _{WC} | Write Cycle Time | 17 | | 20 | | 25 | | 35 | | ns |
| t _{EW} | E Low to End of Write | 12 | | 12 | | 15 | | 20 | | ns |
| t _{AW} | Address Valid to End of Write | 12 | | 12 | | 15 | | 20 | | ns |
| t _{AS} | Address Setup | 0 | | 0 | | 0 | | 0 | | ns |
| t _{AH} | Address Hold from End of Write | 0 | | 0 | | 0 | | 0 | | ns |
| t _{WP} | W Pulse Width | 12 | | 12 | | 15 | | 20 | | ns |
| t _{DW} | Input Data Setup Time | 9 | | 9 | | 10 | | 12 | | ns |
| t _{DH} | Input Data Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{WHZ} | W Low to Output High-Z ^{2,3} | 0 | 7 | 0 | 8 | 0 | 10 | 0 | 15 | ns |
| t _{WLZ} | W High to Output Active ^{2,3} | 3 | | 3 | | 3 | | 3 | | ns |

NOTES:

- 1. AC Electrical Characteristics specified at 'AC Test Conditions' levels.
- 2. Active output to High-Z and High-Z to output active tests specified for a ± 200 mV transition from steady state levels into the test load. $C_{Load} = 5$ pF.
- 3. Sample tested only.
- 4. Guaranteed but not tested.

TIMING DIAGRAMS - READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} and E_2 are HIGH, \overline{E}_1 and \overline{G} are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until t_{AA} .

Read Cycle No. 2

Chip is in Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid before \overline{E}_1 and E_2 are both active. Data Out is not specified to be valid until tea or tga, but may become valid as soon as telz or tglz. Outputs will transition directly from High-Z to Valid Data Out. Valid data will be present following tga only if tea timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

4-190 SHARP

TIMING DIAGRAMS – WRITE CYCLE

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if \overline{W} is LOW when both \overline{E}_1 and E_2 are active. If \overline{G} is HIGH, the outputs will remain in the High- \overline{Z} state. Although these examples illustrate timing with \overline{G} active, it is recommended that \overline{G} be held HIGH for all Write cycles. This will prevent outputs from becoming active, preventing bus contention, thereby reducing system noise.

Write Cycle No. 1 (W Controlled)

Chip is selected: \overline{E}_1 and \overline{G} are LOW, E_2 is HIGH. Using only \overline{W} to control Write cycles may not offer the best performance since both t_{WHZ} and t_{DW} timing specifications must be met.

Write Cycle No. 2 (E Controlled)

 \overline{G} is LOW. DQ lines may transition to Low-Z if the falling edge of \overline{W} occurs after the falling edge of \overline{E} .




Figure 7. Write Cycle No. 1






Figure 8. Write Cycle No. 2

SHARP

PACKAGE DIAGRAMS



32-pin, 300-mil SOJ (Preliminary)



32-pin, 400-mil SOJ

ORDERING INFORMATION

